![\"sf\"](\"http:\/\/www.socforhpc.org\/wp-content\/uploads\/2015\/05\/sf-1024x195.png\")
<\/p>\n<\/p>\n
SUNDAY, October 18, 2015, 8:30am – 5:00pm (Sir Francis Drake Hotel, San Francisco, CA) Registration for PACT2015 can be found here<\/a>. Sir Francis Drake Hotel
\nThe 24th International Conference on Parallel Architectures and Compilation Techniques (PACT)<\/a><\/p>\n
\nThe current mainstream HPC and Cloud has relied upon Commercial off-the-Shelf (COTS) commodity building blocks to enable cost-effective design by sharing costs across a larger computing ecosystem. Modern HPC nodes use commodity chipsets and processor chips integrated together on custom motherboards. An alternative model for commodity HPC, high performance embedded, mobile and Cloud technology is emerging where the chip acts as the \u201csilicon motherboard\u201d that interconnects commodity Intellectual Property (IP) circuit building blocks to create a complete integrated System-on-a-Chip (SoC). This silicon-motherboard approach is still very much COTS, but the commodities are licensable IP for preverified circuit designs (the Lego-blocks for SoC designs) rather than the chips. By leveraging the enormous commodity IP market for design tools, processors, memory controllers, and I\/O circuit designs, a chip designer can focus their effort and NRE costs on engineering a handful of essential features that are not covered by the commodity ecosystem. This presents a new design paradigm and architecture for large-scale computing including both Clouds and HPC systems. This workshop will explore the gaps remaining in compiler, execution and programming models for developing applications suitable for highly scalable, semi-custom HPC and Cloud systems. Visit www.socforhpc.org<\/a> for more information.<\/p>\nRegistration<\/h3>\n
\nHotel registration can be found here<\/a>.<\/p>\nLocation<\/h3>\n
\n450 Powell Street
\nSan Francisco, CA 94102
\n