

# **SoC for HPC?— Mindset is the biggest impediment...**

**Shekhar Borkar  
Intel Corp  
SoC Ws, Aug 26, 2014**

**Abstract:**




An HPC is an embedded machine that should be tuned to the respective HPC workloads. In the last two decades general purpose COTS processors were employed for two reasons: (1) the cost of a custom design was prohibitive, and (2) by the time the custom design was realized it became obsolete compared to the COTS. Things are different now, frequency has flattened, energy efficiency is the king, data movement dominates, and extreme parallelism provides performance. More importantly, advances in the design tools allow custom designs (SoC) realized in a matter of months! That is why, we must rethink and consider embracing SoC design for HPC to provide customized HW/SW co-designed efficient solution.

*This research was, in part, funded by the U.S. Government, (DARPA & DOE). The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.*

# Retrospective & Perspective

80's	90's	00's
Custom design -----→ COTs, Why? <ul style="list-style-type: none"><li>• Design cost increased every generation (2 years)</li><li>• COTs performance (freq) outpaced custom design</li><li>• Energy efficiency was secondary</li></ul>		
00's	10's	20's
COTs -----→ SoCs? Why? <ul style="list-style-type: none"><li>• Design productivity→ SoC design cost is affordable</li><li>• Frequency levelled off, parallelism → Performance</li><li>• Energy efficiency is paramount</li></ul>		

# HPC—Embedded Class Machines




1. High energy efficiency
2. Low \$ cost per operation
3. Not general purpose—targeted applications (no-shrink wrapped SW)
4. Highest system dependability

**Extreme embedded computers**

# Moore's Law (Economics) continues...

## Density Improvements Offset Wafer Cost Trends



Source: Intel


\* Forecast

Bill Holt, Intel, Investor meeting, Nov 21, 2013.


...But

# Design Cost?

## Mask Set Cost



## Multi-chip Reticle



It's not the chip design cost, but the mask cost that will dominate SoC's amortize the cost by sharing a reticle

# Benefits

- **Application specific solution with SoC**
  - Accelerators, HPC specific custom features
  - Higher performance, and higher efficiency
- **Allows system tuning with learning's**
- **HW/SW co-design**
- **Enables a truly embedded solution for HPC**