

SoC for HPC Workshop Overview

John Shalf and James Ang

LBL/SNL Computer Architecture Laboratory

Denver, Colorado August 26, 2014





Workshop Goals

The HPC-SoC workshop will focus on semicustom, application-targeted designs, and server processing for HPC and data-centers.

The goal is to develop a strategy for a robust open ecosystem for SoC designs that serve the needs of energy efficient HPC applications for multiple government agencies







HPC Market Overview

Mark Seager LLNL

IDC: 2005: \$2.1B 2010: \$2.5B

- High End Systems (>\$1M)
- Most/all Top 500 systems
- Custom SW & ISV apps
- Technology risk takers & early adopters

Suine

IDC: 2005: \$7.1B 2010: \$11.7B

IDC Segment System Size	2005	2010	CAGR
\$250K-\$1M	\$1.9B	\$3.4B	11.8%
\$50K-\$250K	\$2.9B	\$4.9B	10.7%
0-\$50K	\$2.2B	\$3.4B	9.6%

- Volume Market
- Mainly capacity; <~150 nodes
- Mostly clusters; >50% & growing
- Higher % of ISV apps
- Fast growth from commercial HPC;
 Oil &Gas, Financial services,
 Pharma, Aerospace, etc.

Total market >\$10.0B in 2006 Forecast >\$15.5B in 2011

HPC is built with of pyramid investment model







HPC Market Overview

Mark Seager LLNL

IDC: 2005: \$2.1B 2010: \$2.5B Totally Bogus Prediction IDC 2010 puts HPC market at \$10B

ding ding IDC:

2005: \$7.1B

2010: \$11.7B

IDC Segment System Size	2005	2010	CAGR
\$250K-\$1M	\$1.9B	\$3.4B	11.8%
\$50K-\$250K	\$2.9B	\$4.9B	10.7%
0-\$50K	\$2.2B	\$3.4B	9.6%

- Volume Market
- Mainly capacity; <~150 nodes
- Mostly clusters; >50% & growing
- Higher % of ISV apps
- Fast growth from commercial HPC;
 Oil &Gas, Financial services,
 Pharma, Aerospace, etc.

Total market >\$10.0B in 2006 Forecast >\$15.5B in 2011

HPC is built with of pyramid investment model








COMPUTER ARCHITECTURE Technology Investment Trends

Image from Tsugio Makimoto: ISC2006



- 1990s R&D computing hardware dominated by desktop/COTS
 - Had to learn how to use COTS technology for HPC
 - Thomas Sterling's "Beowulf Cluster"
- 2010 R&D investments moving rapidly to consumer electronics/ embedded processing
 - Must learn how to leverage embedded/consumer processor technology for future HPC systems






Sandia National Laboratories



IDC 2010 Market Study Embedded market is too large to ignore


Worldwide Intelligent Systems Unit Shipments Comparison -Embedded Systems vs. Mainstream Systems 2011 Share and Growth



Notes:

Size of bubble equals 2011 share of system shipments. Growth of cell phone system shipments is driven by smartphones and multi core processor designs.

Worldwide Systems Unit Shipments - Traditional Embedded Systems vs. Mainstream Systems, 2005-2015 (Millions)







- High Performance embedded is aligned with HPC
 - HPC used to be performance without regard to power
 - Now HPC is power limited (max delivered performance/watt)
 - Embedded has always been driven by max performance/watt (max battery life) and minimizing cost (\$1 cell phones)
 - Now HPC and embedded requirements are aligned
- The R&D investments in the embedded ecosystem is too large to ignore (dwarfs the current server market)
- Your "smart phone" is driving technology development
 - Desktops are no longer in the drivers seat
 - This is not a bad thing because high-performance embedded has longer track record of application-driven design
 - Hardware/Software co-design comes from embedded design
 - And its based on Specialization & use of SoC Design








Design Verification Costs

- Design complexity scales linearly (if you are optimistic)
- Verification complexity grows exponentially
- Motivates use of pre-verified commodity IP blocks
 - Verification costs shared by broader market









Redefining "commodity"

- Must use "commodity" technology to build costeffective design
- The primary cost of a chip is development of the intellectual property
 - Design and verification dominate costs
 - Design rules make design/verification even harder!
 - Embedded computing has a vibrant market for IP/circuitdesign (pre-verified, place & route)
 - Redefine your notion of "commodity"!

The 'chip' is not the commodity...


The stuff you put on the chip is the commodity





Embedded Design Automation (co-design)

(Using FPGA emulation to do rapid prototyping)



Modeling/Simulation is central to CoDesign (and it ain't new)

Seymour Cray 1977: "Don't put anything into a supercomputer that isn't necessary."

Mark Horowitz 2007: "Years of research in low-power embedded computing have shown only one design technique to reduce power: reduce waste."





ARCHITECTURE Building an SoC from IP Logic Blocks

Its legos with a some extra integration and verification cost

Processor Core (ARM, Tensilica, MIPS deriv) With extra "options" like DP FPU, ECC

IP license cost \$150k-\$500k

NoC Fabric: (Arteris, Denali, other OMAP-4)

IP License cost: \$200k-\$350k

DDR3 1600 memory controller (Denali / Cadence, SiCreations) + Phy and Programmable PLL


IP License: \$250-\$350k

PCIe Gen3 Root complex

IP License: \$250k

Integrated FLASH Controller

IP License: \$150k



10GigE or IB DDR 4x Channel

IP License: \$150k-\$250k











Applying Embedded to HPC (climate)


Must maintain 1000x faster than real time for practical climate simulation

- ~2 million horizontal subdomains
- 100 Terabytes of Memory
 - 5MB memory per subdomain
- ~20 million total subdomains
 - 20 PF sustained (200PF peak)
 - Nearest-neighbor communication
- New discretization for climate model
 - CSU Icosahedral Code






200km Typical resolution of IPCC AR4 models



25km
Upper limit of
climate
models with
cloud param










ARCHITECTURE Climate System Design Concept


EXASCALE DESIGN SPACE EXPLORATION Strawman Design Study (w/Chris Rowen 2007)




VLIW CPU:

- 128b load-store + 2 DP MUL/ADD + integer op/ DMA per cycle:
- Synthesizable at 650MHz in commodity 65nm
- 1mm² core, 1.8-2.8mm² with inst cache, data cache data RAM, DMA interface, 0.25mW/MHz
- Double precision SIMD FP: 4 ops/cycle (2.7GFLOPs)
- Vectorizing compiler, cycle-accurate simulator, debugger GUI (Existing part of Tensilica Tool Set)
- 8 channel DMA for streaming from on/off chip DRAM
- Nearest neighbor 2D communications grid







100 racks @ ~25KW



32 chip + memory clusters per board (2.7 TFLOPS @ 700W



8 DRAM per processor chip: ~50 GB/s




32 processors per 65nm chip 83 GFLOPS @ 7W



Hardware Demo (Green Flash)

- Demonstrated during Supercomputing 2008
- Proof of concept
 - CSU atmospheric model ported to Tensilica Architecture
 - Single Tensilica processor running atmospheric model at 50MHz
- Emulation performance advantage
 - Processor running at 50MHz
 vs. Functional model at 100
 kHz
 - 500x Speedup
- Actual code running not representative benchmark














Application Driver: Seismic Imaging





- Seismic imaging used extensively by oil and gas industry
 - Dominant method is RTM (Reverse Time Migration)
- RTM models acoustic wave propagation through rock strata using explicit PDE solve for elastic equation in 3D
 - High order (8th or more) stencils
 - High computational intensity
- Typical survey requires months of computing on petascale-sized resources











Example Design Study

Seismic Imaging Green Wave Inc. 2010

Performance



Energy Efficiency



We cannot touch an end-to-end engineered design? but can get damned close.


big win for efficiency from what is NOT included

Further improvements primarily constrained by the memory technology





Embedded SoC Efficiency Competitive with cutting-edge designs Green Wave Inc. 2010



8th Order

12th Order

At this point we are confident that SoC with off-the-shelf embedded RTL can compete with leading edge server chip designs.







m !!!!



Berkeley Sumpercomputer Predicts Your Doom















h: Image from Blatch

The University of California at Berkeley is rolling out a new breed of supercomputer, specially designed to predict the challenges presented by climate change, ultimately

m leading humanity to our doom and the computers to their rightful place as the masters of our earthly domain.

The idea driving the claim that supercomputers can be revolutionized is the radical notion

Search!



with permission by photographer Lane Hartwell

conteurs Performing Carolina Dram

About

Spidey Senses is written by Ted Rheingold, a passionate thirtysomething living in San Francisco. He's started and runs both the biggest dog info, care and community site and cat info and community site (aka Dogster and Catster =) and posts articles about online communities and business development at the Dogster, Inc. company blog.

Recent Mini-Updates

- Now that's a perfect fit! Big congrats @dshen http://ds.ly/IKNVnR Help more great things grow. about 2 hours ago
- · Sleeping lamb, smiling monkey http://plixi.com/p/96517546 about 3 hours ago
- @sarahkunst are u on instagram on path? Been posting more there. Mabel was conceived just before or after (oops) the 4 of us had drinks;) about 3 hours ago
- @Aloisius happy birthday! And invite me when u do! 1 day ago

Firefox Extension

· Who Is This Person? Research a person by searching their name against relevant websites.

Recent Site Readers












BSC ARM-based prototype roadmap



- Prototypes are critical to accelerate software development
 - System software stack + applications





Redefining "commodity"

- Must use "commodity" technology to build costeffective design
- The primary cost of a chip is development of the intellectual property
 - Mask and fab typically 10% of NRE in embedded
 - Design and verification dominate costs
 - SoC's for high perf. consumer electronics is vibrant market for IP/circuit-design (pre-verified, place & route)
 - Redefine your notion of "commodity"!

The 'chip' is not the commodity...


The stuff you put on the chip is the commodity







Technology Continuity for A Sustainable Hardware Ecosystem



With Keren Bergman (Columbia LRL)







SoC for HPC Workshop Scope

- 1) State of the Art: What can be done to leverage commodity embedded IP components, tools, and design methodologies to create HPC-targeted designs.
- 2) Technology Inventory and Requirements Analysis: Survey the currently available IP building blocks and identify where gaps exist in current IP circuit technologies and design tools that will be crucial to HPC and datacenter-targeted SoC ASICs.
- 3) Software Infrastructure: What will be required of our software environment to take full advantage of a rapidly evolving SoC designs. What would need to change in our software engineering practices keep up with a more flexible and rapidly evolving hardware design target?
- 4) Simulation/Modeling: SoC poses challenges to existing monolithic CPU-centric simulation environments that were originally designed for cell-phone scale systems. What new technologies will be required to bring the kind of design agility to the HPC-SoC design space that is currently relied upon for competitive consumer electronic designs.
- **OpenSoC:** What open technologies, tools, and open-source gate-ware are available to engage the academic and research community involved in exploring the design space for high performance SoCs.







Desired Workshop Outcomes

- Plot a roadmap for creating an embedded component ecosystem for HPC
 - That leverages the enormous investments taking place in the embedded/consumer electronics market
 - Is effective for HPC
- Identify opportunities and weaknesses in the SoC strategy
 - What is the performance & market potential of this approach.
 - What is missing from the commodity IP component market
 - Where will market forces NOT deliver the kinds of components required for effective Server/HPC/WSC SoC designs
- Where should government agencies (DOE, DOD, DARPA, NASA, NSF) concentrate their R&D expenditures to open up an alternative path for technology innovation

Write a report documenting our findings









End



LBNL/Sandia Computer Architecture Laboratory http://www.cal-design.org/









Computer Architecture Laboratory Design Space Exploration Interoperable Components

John Shalf









Simulator/Emulator Interoperability

Objectives and Approach using Chisel







Interoperability between Emulators and Simulators

Complementary Skill Sets

– Software Simulators:

- Fast to reconfigure HW parameters (instantaneous)
- Slow clock rates for large devices (~kilohertz) for cycle accurate (Simulate small kernels)

– Hardware Emulators:

- Fast clock rates for large devices (50MHz) (Simulate larger applications)
- Slow to reconfigure (takes hours to re-synthesize)

– Design Synthesis:

• For Novel hardware, need to synthesize circuit to calibrate power and timing models (need hardware synthesis path)

Solution: CHISEL

- DSL for describing parameterized hardware simulator components
- Single specification will generate C++ (software simulator), FPGA, and synthesizable RTL.
- CAL is funding UCB subcontract that will extend Chisel to automatically generate SystemC bindings for software components
- Other focus is to build up a NoC design for data movement experimentation







Steps in Design Space Exploration

Need to be Modeling Same Thing across each of these steps!

(or else this doesn't make sense)

Conceptual Model

Software Simulation

Hardware Emulation Circuit/Design Synthesis

Is there any value in this idea at all?

Where are the interesting parts of the parameter space.

parameter sp
Kernels on determodel of hard

explore to optimal Run la. more

Energy Model

Timing and energy for novel circuits unknown without synthesis step

Calibrate Timing and







Tensilica Processor Generator Example

Tensilica Processor Generator

- Core A
 - Parameterized Hardware


 (for Design Space Exploration)
 - F
- ISA
 - Add/remove instructions
 - Write your own instructions
 - Add functional unit (FPU)
- Cache:
 - Sizes
 - Set associativity
- Local Stores (stuff we added)
 - Size
 - Map to Global Address Space
 - RDMA
- Direct inter-core Message Queues
- Collective DMA







Tensilica Processor Generator Example










Tensilica Processor Generator Example










CHISEL: Generalizing the Solution!!!









End

Discussion?








Consumer Electronics has Replaced PCs as the Dominant Market Force in CPU Design!!









Evaluated Architectures


Core	Intel	NVIDIA	Tensilica
Architecture	Nehalem	$\mathbf{GF100}$	$\mathbf{LX2}$
	superscalar	dual-warp	VLIW
Type	$\operatorname{out-of-order}$	in-order	in-order
	SIMD	SIMT	custom
Clock (GHz)	2.40	1.15	1.00
SP GFlop/s	19.2	73.6	2.00
L1 Data \$	$32~\mathrm{KB}$	16 KB	8 KB
L2 Data \$/LS	$256~\mathrm{KB}$	48 KB	$256~\mathrm{KB}$
SMP	Xeon E5530	Tesla C2050	Green
Architecture	(Gainestown)	(Fermi)	Wave
Threads/core	2	48 (max)	1
Cores/socket	4	14^{\dagger}	128
$\dot{Sockets}/SMP$	2	1	1
Shared Last \$	8 MB/socket	$768~\mathrm{KB}$	_
memory parallelism	HW prefetch	Multithreading	DMA
On-chip RAM	18.3 MB	3.4 MB	$32~\mathrm{MB}$
DRAM Pin GB/s	51.2	144 (no ecc)	51.2
SP GFlop/s	153.6	1030.4	256
Power under	298W	390W (System)	$66\mathrm{W}^{\ddagger}$
RTM load		214W (GPU-only)	
Die Area	$263\mathrm{mm}^2$	$576\mathrm{mm}^2$	$294\mathrm{mm}^2$
Process	$45\mathrm{nm}$	$40\mathrm{nm}$	$45\mathrm{nm}$



Sandia National Laboratories



Reducing overheads for communication



- Lightweight energy efficient cores
- Better control of data movement
 - Direct message queues between cores
 - Local Store into the global address space
- Local-store for more efficient use of memory bandwidth
 - Can put Local store side-by-side with conventional cache
 - Design library enables incremental porting to local store
- Hardware support for lightweight synchronization
 - Enables direct inter processor communication for low-overhead synchronization
 - Maintain consistency between memory-mapped local stores








Green Wave ASIC Design

(power and area breakdown)



 Developed RTL design for SoC in 45 nm technology using off-the-shelf embedded technology + simulated with RAMP FPGA platform








Green Wave ASIC Design

(power and area breakdown)




 Developed RTL design for SoC in 45 nm technology using off-the-shelf embedded technology + simulated with RAMP FPGA platform





ARCHITECTURE OF SET SIZE FOR REGISTER FILE

Chemistry FP State Variables by Rank










Register Spilling Behavior

Motivates inclusion of more explicitly managed memory near core

Chemistry State Variable Accesses Spilled to L1 Cache



 Having more register can filter cache traffic for state variables and prevent cache spills









- Cache blocking exposes trade-off between cache size and memory bandwidth:
 - PRO: Smaller working set –allows working set to fit into cache, enabling reuse
 - CON: Redundant memory traffic –pulls overlapping ghost zones in from memory
- This is a very standard optimization
 - programming environments make it difficult to automate
 - Requires tedious architecture-dependent tuning


Are automatically managed caches really working for us??







2x blocking



4x blocking






Cache and Block Size Is Crucial for Memory Performance

(but current programming systems make it hard to infer block size)

Current use of Fortran or C as base languages is unable connect data layout to iteration space. Currently forces manual optimization of blocking factor (or autotuning)

This *should* be computable analytically (strict data parallel semantics would enable that)

Bytes per Flop vs. Block Size for 128³ Baseline CNS Code





Loop Fusion

(nonstandard use of a standard optimization)


- Merge the bodies of two loops so that they are in the same loop nest
- Saves the memory traffic cost for:
 - streaming common input arrays into cache multiple times
 - streaming intermediate arrays in and out of memory (can eliminate the array completely)

Scenario 1:

L1: Stream A in, B out

L2: Stream A and B in, C out

Scenario 2:



L1: Stream A in, C out


Memory Traffic: 5N (with cache bypass) Memory Traffic: 2N






Dependency Graph for CNS and SMC

ASCAL (effect: on adata locality and reuse distance)




Baseline

2.9 GB/sweep 1.78 Bytes/Flop



Simple Fusion

1.6 GB/sweep (-46%) 0.96 Bytes/Flop



Aggressive Fusion

0.48 GB/sweep (-84%) 0.29 Bytes/Flop






Benefits of Loop Fusion for CNS

(are lost due to current semantic deficiencies of our programming model)

Huge opportunity to reduce memory bandwidth requirements!!

Current execution environments do not enable us to reason about this kind of fusion

Byte to Flop Ratios vs Cache Size for Loop Fusion Scenarios ("best" block size)











Rower Consequences of Big L1 Scratchpads

Byte to Flop Ratios vs Cache Size for Loop Fusion Scenarios ("best" block size)
















Power Breakdown for SRAM (its mostly data

<u>movement)</u>







COMPBandwidth Tapering for HPC app ARCHITECTURE LABORATORY EXASCALE DESIGN SPACE INTERCONNECT)

