

Near Memory Computing Spectral and Sparse Accelerators

Franz Franchetti

ECE, Carnegie Mellon University www.ece.cmu.edu/~franzf

Co-Founder, SpiralGen www.spiralgen.com

The work was sponsored by Defense Advanced Research Projects Agency (DARPA) under agreement No. HR0011-13-2-0007. The content, views and conclusions presented in this document do not necessarily reflect the position or the policy of DARPA or the U.S. Government. No official endorsement should be inferred. This work was also supported in part by the Intelligence Advanced Research Program Agency and Space and Naval Warfare Systems Center Pacific under Contract No. N66001-12- C-2008, Program Manager Dennis Polla.

Electrical & Compute

DRAM-Optimized Near Memory Acceleration

- Enabling technology: 3D stacked integration
 - Logic and DRAM layers connected by TSVs
 - Better timing, lower area, advanced IO in the logic layer



- Accelerators in 3D DRAM, behind the conventional interface
 - Bandwidth and latency concerns still exist to off-chip
 - Integration behind conventional interface opens up internal resources

DRAM operation and organization aware accelerators

 Conventional near memory computing only aim to reduce the communication distance between memory and processor

Concept: Memory-Side Accelerators

Idea: Accelerator on DRAM side

- No off-DIMM data traffic
- Huge problem sizes possible
- 3D stacking is enabling technology

Configurable array of accelerators

- Domain specific, highly configurable
- Cover DoD-relevant kernels
- Configurable on-accelerator routing

System CPU

- Multicore/manycore CPU
- CPU-side accelerators
- Explicit memory management
- SIMD and multicore parallelism









Memory-Side Accelerator Architecture

DRAM-side Accelerator

- LiM layer in stacked DRAM
- Array of acceleration engines
- Domain specific, highly configurable

Customized Acceleration Pipelines

- DRAM-to-DRAM streaming
- Connect and configure multiple engines
- Configurable on-LiM routing

Accelerator Cores

- Reshape: linear-to-block data layout changes
- Batch FFT: primitive for large 1D and 2D FFTs
- **Resampling:** interpolation, geometric transformations, image alignment
- Feature extraction: edge and shape detection
- **Example:** PFA SAR requires Reshape, Batch FFT and Resampling



Simulation, Emulation, and Software Stack

Accelerator Simulation

- Timing: Synopsis DesignWare
- Power: DRAMSim2, Cacti, Cacti-3DD McPAT

Full System Evaluation

- Run code on real system (Haswell, Xeon Phi) or in simulator (SimpleScalar,...)
- Normal DRAM access for CPU, but trap accelerator command memory space, invoke simulator

API and Software stack

- Accelerator: memory mapped device with command and data address space
- User API: C configuration library, standard API where applicable
- Virtual memory: fixed non-standard logical-to-physical mapping
- Memory management: Special malloc/free, Linux kernel support



```
#include <accelerator-fftw3.h>
...
{
    fftw_complex *in, *out;
    fftw_plan p;
    ...
    in = (fftw_complex*)
      fftw_malloc(sizeof(fftw_complex) * N);
    out = (fftw_complex*)
      fftw_malloc(sizeof(fftw_complex) * N);
    p = fftw_plan_dft_ld(N, in, out,
      FFTW_FORWARD, FFTW_ESTIMATE);
    ...
    fftw_execute(p); /* repeat as needed */
    ...
    ifftw_destroy_plan(p);
    fftw_free(in); fftw_free(out);
}
```

Carnegie Mellon

Electrical & Computer

Sparse Matrix Multiplication Accelerator

On-chip: regular SpGEMM kernel



Off-chip: SRUMMA (tiled shared memory algorithm)



Scratchpad: Hierarchical tiling







Electrical & Computer

Sparse Matrix-Vector Product Accelerator

SpMV Kernel



- Standard sparse matrix times dense vector
- Matrix is very sparse (a few non-zeroes per row)
- Matrix and vector size is large (>10M x 10M/GB)

Algorithm



- Block-column multiply + merge step
- Partial results are streamed to DRAM
- Matrix streams from DRAM
- Vector segment is held in scratchpad/EDRAM

Target: Larges Sparse Graphs



3DIC Memory Side Accelerator







In-DRAM Reshape Accelerator

3DIC Reshape Stack

Traditional System





Reshape Operation



Abstraction: Bit Permutations



Electrical & Computer

3DIC DRAM + SpGEMM Multicore Design



Tape-out is funded under IARPA (PI Pileggi, Co-PIs Fedder, Franchetti, Piazza)

65nm test chip



- Taped out (65nm)
- Core Area: 1.003 x 1.292 mm²
- Transistor count > 1M
- Frequency: 525MHz (SS @ICC)
- Power: 150mW (@DC)



SpGEMM: Experimental Results

Intel Dual-CPU Intel Xeon E5-2430 system

- about 140W, 6 DRAM channels, 64 GB/s max, 6 DIMMs (48 chips), 210 GFLOPS peak
- Intel MKL 11.0 mkl_dcsrmultdcsr (unsorted): 100 MFLOPS – 1 GFLOPS, 1 – 10 MFLOPS/W

Our 3DIC System

- 4 DRAM layers@ 2GBit, 1 logic layer, 32nm, 30 50 cores, 1GHz, 30 50 GFLOPS peak
- Performance: 10 50 GFLOPS @ 668GB/s with 1024 TSV Power efficiency: 1 GFLOPS/W @ 350GB/s with 512TSV or 8GB/s with 1024 TSV



Matrices from University of Florida sparse matrix collection

3DIC for 2DFFT and PFA SAR



- **3DIC:** 8Gbit, 4-layer DRAM + 1-layer logic,
 16 banks/layer, 512 TSV/bank, 1KB pages, 32nm (320GB/s max BW)
- **2DFFT:** tiled FFT, tile size matches DRAM row buffers
- PFA SAR: Polar to rectangular local interpolation with logic-in-memory More flops for the same # of accesses

Carnegie Mellon

Electrical & Computer

Results: DRAM-aware FFT Algorithms

DRAM-aware FFT algorithms optimized by SPIRAL

 $DFT_{n\times n} = \left(\left(R_{t2}^{\mathrm{T}} R_{t3}^{\mathrm{T}} (\mathbf{I}_{n/k} \otimes \underline{\mathbf{I}_{k}} \otimes \mathrm{DFT}_{n}) R_{t3} R_{t2} \mid R_{t0}^{\mathrm{T}} R_{t1}^{\mathrm{T}} (\mathbf{I}_{n/k} \otimes \underline{\mathbf{I}_{k}} \otimes \mathrm{DFT}_{n}) R_{t1} R_{t0} \right)^{\overleftarrow{Q}} \right)^{\overrightarrow{P}}, \text{ where } P = Q^{-1} = \mathbf{I}_{n/k} \otimes \mathbf{L}_{n/k}^{n} \otimes \mathbf{I}_{k}.$ $DFT_{n\times n\times n} = \left(\left((\mathbf{I}_{n^{2}/k^{2}} \otimes \underline{\mathbf{I}_{k^{2}}} \otimes \mathrm{DFT}_{n}) R_{t^{2}} \mid (\mathbf{I}_{n^{2}/k^{2}} \otimes \underline{\mathbf{I}_{k^{2}}} \otimes \mathrm{DFT}_{n}) R_{t^{2}} \right)^{\overleftarrow{Q}} \right)^{\overleftarrow{P}}, P = Q^{-1} = (\mathbf{I}_{n^{2}/k^{2}} \otimes \mathbf{L}_{n/k}^{n} \otimes \mathbf{I}_{k^{2}}) (\mathbf{I}_{n/k} \otimes \mathbf{L}_{n/k}^{n} \otimes \mathbf{L}_{n/k}^{n} \otimes \mathbf{I}_{k})$ $DFT_{n^{2}} = \left(\left(R_{t^{2}}^{\mathrm{T}} R_{t^{3}}^{\mathrm{T}} (\mathbf{I}_{n/k} \otimes \underline{\mathbf{I}_{k}} \otimes \mathrm{DFT}_{n}) R_{t^{3}} R_{t^{2}} \mid R_{t^{0}}^{\mathrm{T}} R_{t^{1}}^{\mathrm{T}} \underline{\mathbf{D}_{n}^{n^{2}}} (\mathbf{I}_{n/k} \otimes \underline{\mathbf{I}_{k}} \otimes \mathrm{DFT}_{n}) R_{t^{3}} R_{t^{2}} \right)^{\overleftarrow{Q}} \right)^{\overrightarrow{P}}, \text{ where } P = Q^{-1} = \mathbf{I}_{n/k} \otimes \mathbf{L}_{n/k}^{n} \otimes \mathbf{I}_{k}.$

Performance model and power/performance simulation results



Carnegie Mellon

Near Memory Computing in DARPA PERFECT

HW/SW Formalization

SPIRAL System Hardware Synthesis





Software Synthesis







Algorithm+HW Design

Memory-Side Accelerators

3DIC System



Accelerator Architecture



Low Power Accelerator Cores Logic-in-memory for sub-22nm CMOS Design Tools and Simulation

(a) SAR Polar Reformatting Generator		(b) Bilinear Interpolation Memory Generator		(c) Rectangular Access Memory Generator	
Parameters: Data_precision_22.66 Division_resolution_53.66 Number_of_pulses_254 Samples_per_pulse_266 Radius_lower_bound_465	Design Hierardy <> UP Perspective Transformation Interpolation Memory	Parameters: Data Precision 32 bits Data format <u>fixed-pt</u> Data array size (K) <u>256 X 256</u>	Design Nanochy () > UP Address Partition Rectangular Access Smart Memory	Parameters: Data array size x (2 ^m) 255 Data array size y (2 ⁿ) 255 Access rectangular size x (2 ⁿ) 2	Design Hierarchy <>UP X-Decoder Y-Decoder Memory Column Brick Mux
Radius_upper_bound 433.33 Angle_width 0.02 Inter_resolution 1.155 Interpolation order	Filtering Solomit Changes	Inter. Resolution (r) <u>8 bits</u> nterpolation order(d) <u>8 dinear</u>	Polynomial Interpolation Submit Changes	Access rectangular size y (2 ^b) ? Precision (w) 32 Cell size (2 ^c) 2	Write Driver WI_And